Skip to content
Conference · NeurIPS

NeuralSteiner: Learning Steiner Tree for Overflow-avoiding Global Routing in Chip Design

Ruizhi Liu, ZhishengZeng, Shizhe Ding, Jingyan Sui, Xingquan Li, Dongbo Bu* · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Ruizhi Liu, ZhishengZeng, Shizhe Ding, Jingyan Sui, Xingquan Li, Dongbo Bu*, NeuralSteiner: Learning Steiner Tree for Overflow-avoiding Global Routing in Chip Design , in Proceedings of Annual Conference on Neural Information Processing …

Citation entry

Ruizhi Liu, ZhishengZeng, Shizhe Ding, Jingyan Sui, Xingquan Li, Dongbo Bu*, NeuralSteiner: Learning Steiner Tree for Overflow-avoiding Global Routing in Chip Design, in Proceedings of Annual Conference on Neural Information Processing Systems (NeurIPS), 2024. (CCF-A)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.