Skip to content
Conference · DATE

An Efficient Parallel Fault Simulator for Functional Patterns on Multi-core Systems

Xiaoze Lin, Liyang Lai*, Huawei Li, Biwei Xie and Xingquan Li · 2025

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Xiaoze Lin, Liyang Lai*, Huawei Li, Biwei Xie and Xingquan Li, An Efficient Parallel Fault Simulator for Functional Patterns on Multi-core Systems , IEEE/ACM Design, Automation and Test in Europe Conference (DATE), 2025. (CCF-B)

Citation entry

Xiaoze Lin, Liyang Lai*, Huawei Li, Biwei Xie and Xingquan Li, An Efficient Parallel Fault Simulator for Functional Patterns on Multi-core Systems, IEEE/ACM Design, Automation and Test in Europe Conference (DATE), 2025. (CCF-B)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.