Skip to content
Journal · TODAES

AiDRC: Accelerating Detailed Routing by AI-Driven Design Rule Violation Prediction and Checking

Yifan Li, Ruizhi Liu, Zhisheng Zeng, Zengrong Huang, Zhipeng Huang, Dongbo Bu, and Xingquan Li* · 2025

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

AiDRC uses learning to accelerate design-rule violation prediction and checking in detailed routing, directly serving the iRT/iDRC engineering path. Think of it as a pre-signoff risk radar: predict first, then verify precisely, reducing iteration cost.

Citation entry

Yifan Li, Ruizhi Liu, Zhisheng Zeng, Zengrong Huang, Zhipeng Huang, Dongbo Bu, and Xingquan Li*. AiDRC: Accelerating Detailed Routing by AI-Driven Design Rule Violation Prediction and Checking, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2025. (CCF-B)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.