Skip to content
Conference · ISEDA

Enhancing ASIC Technology Mapping via Parallel Supergate Computing

Ye Cai, Zonglin Yang, Liwei Ni*, Biwei Xie, Xingquan Li · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Ye Cai, Zonglin Yang, Liwei Ni*, Biwei Xie, Xingquan Li, Enhancing ASIC Technology Mapping via Parallel Supergate Computing , in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.

Citation entry

Ye Cai, Zonglin Yang, Liwei Ni*, Biwei Xie, Xingquan Li, Enhancing ASIC Technology Mapping via Parallel Supergate Computing, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.