Skip to content
Conference · ISCAS

Parallel AIG Refactoring via Conflict Breaking

Ye Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, and Xingquan Li* · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Ye Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, and Xingquan Li*, Parallel AIG Refactoring via Conflict Breaking , in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. (CCF-C)

Citation entry

Ye Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, and Xingquan Li*, Parallel AIG Refactoring via Conflict Breaking, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. (CCF-C)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.