Why it matters
iPCL proposes a pre-training paradigm for chip layouts, connecting representation, generation, and evaluation. On the product side it maps to the iPCL-R/P/M three-head design—the primary paper entry for layout foundation models.
Citation entry
Xingquan Li*, Weiguo Li, Xinhua Lai, Junfeng Liu, Rui Wang, iPCL: Pre-training for Chip Layout, in Proceedings of the 29th Asia and South Pacific Design Automation Conference (ASP-DAC), 2026. (CCF-C)
Product links
Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.