Skip to content
Conference · ISEDA

MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA

Liwei Ni, Zonglin Yang,Jiaxi Zhang, Changhong Feng, Jianhua Liu, Guojie Luo, Huawei Li, Biwei Xie and Xingquan Li*. “ · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Liwei Ni, Zonglin Yang,Jiaxi Zhang, Changhong Feng, Jianhua Liu, Guojie Luo, Huawei Li, Biwei Xie and Xingquan Li*. “ MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA ”, In Proceedings of IEEE International Sym…

Citation entry

Liwei Ni, Zonglin Yang,Jiaxi Zhang, Changhong Feng, Jianhua Liu, Guojie Luo, Huawei Li, Biwei Xie and Xingquan Li*. “MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA”, In Proceedings of IEEE International Symposium of EDA (ISEDA), 2023.

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.