Skip to content
Journal · TCAD

iCTS: Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree.

Weiguo Li, Zhipeng Huang, Bei Yu, Wenxing Zhu, Jian Chen, Zhixue He, Xingquan Li*, " · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Weiguo Li, Zhipeng Huang, Bei Yu, Wenxing Zhu, Jian Chen, Zhixue He, Xingquan Li*, " iCTS: Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree. ", IEEE Transactions on Computer-Aided Design of Integrated Circuits …

Citation entry

Weiguo Li, Zhipeng Huang, Bei Yu, Wenxing Zhu, Jian Chen, Zhixue He, Xingquan Li*, "iCTS: Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree.", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025. (CCF-A)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.