Skip to content
SILICON

Tape-out series:
Open source, proven in silicon

The iEDA.ai toolchain has supported multiple 110nm / 28nm tape-outs. Chips are organized as cards so you can jump from platform capabilities to silicon validation cases.

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model