Delay calibration dataset

Download

Use the internal open source static timing analysis tool iSTA to generate timing reports;
Use the commercial static timing analysis tool Prime Time to generate the corresponding timing report;
Extract the characteristic data in each timing path through the timing path information in the iSTA report, including characteristics that affect unit delay and interconnection line delay;
Determine the delay of the corresponding path in the PT report. This delay value is used as a label and is considered to be ground truth.
Save the feature data extracted from iSTA and the corresponding tag value extracted from PT for each path to a .txt file

The features and labels of each timing path in the document start with features and end with the features of the next path.
Each timing path contains 15 features extracted from the iSTA report and 4 tags extracted from the PT
The data in each row is composed of a feature of each pin in this timing path, and each row represents a feature. For example, the first line is the name of each pin in this path
Each feature is explained below:

feature	describe
pin name	pin name
cell name	instance name+pin name
fanout	Fan-out of interconnect lines
rise_fall	rise/fall
is_net	Whether the marker is an interconnect line
capacitance	load capacitance
slew	Turnover time
incr_elmore	Elmore method increases latency
incr_d2m	D2M method increases delay
incr_ecm	ECM method increases delay
incr_d2mc	MD2M method increases delay
at_elmore	Elmore method arrival delay
at_d2m	D2M method arrival delay
at_ecm	ECM method arrival delay
at_d2mc	MD2M method arrival delay
cap_pt	Load capacitance reported by PT
slew_pt	PT reported rollover time
incr_pt	Increased latency for PT reporting
at_pt	Arrival delay of PT report

For the above features and labels, you can do feature engineering based on your needs to determine which features are most effective.

Please feel free to send any questions or comments to ieda.oscc@gmail.com.