Skip to content
Conference · DAC

Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree

Weiguo Li; Zhipeng Huang; Bei Yu; Wenxing Zhu; Xingquan Li* · 2000

iMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout modeliMapsynthesisiFPfloorplaniPDNpoweriPLplacementiCTSclockiTOoptimizationiRTroutingiSTAtimingAiEDAdesign dataiPCLlayout model

Why it matters

Weiguo Li; Zhipeng Huang; Bei Yu; Wenxing Zhu; Xingquan Li*, Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree , in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. (CCF-A)

Citation entry

Weiguo Li; Zhipeng Huang; Bei Yu; Wenxing Zhu; Xingquan Li*, Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree, in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. (CCF-A)

Product links

Use the related capabilities to jump from this paper into the toolchain or AiEDA modules.